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(57)	 ABSTRACT
A high resolution circuit and method for facilitating precise
measurement of on-chip delays for FPGAs for reliability
studies. The circuit embeds a pulse generator on an FPGA
chip having one or more groups of LUTS (the "LUT delay
chain"), also on-chip. The circuit also embeds a pulse width
measurement circuit on-chip, and measures the duration of
the generated pulse through the delay chain. The pulse width
of the output pulse represents the delay through the delay
chain without any I/O delay. The pulse width measurement
circuit uses an additional asynchronous clock autonomous
from the main clock and the FPGA propagation delay can be
displayed on a hex display continuously for testing purposes.
14 Claims, 3 Drawing Sheets
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PRECISE DELAY MEASUREMENT 	 Another method arranges the delay chain as a ring oscilla-
THROUGH COMBINATORIAL LOGIC 	 tor. For example, U.S. Pat. No. 6,075,418 to Kingsley, et al.,
entitled "System With Downstream Set or Clear for Measur-
STATEMENT OF GOVERNMENT INTEREST 	 ing Signal Propagation Delays on Integrated Circuits," issued
5 Jun. 13, 2000, describes methods of measuring signal-propa-
The invention described hereunder was made in the per-	 gation delays by including signal paths of interest in ring
formance of work under a NASA contract, and is subject to 	 oscillators. The ring oscillators oscillate at frequencies that
the provisions of Public Law #96-517 (35 U.S.C. 202) in	 area function of the delays through signal paths of interest.
which the Contractor has elected not to retain title. 	 The oscillation frequencies of such oscillators are therefore
io indicative of the delays through various paths of interest.
BACKGROUND OF THE INVENTION	 See, also, Direct Measures of Path Delays on Commercial
FPGA Chips" by Mania Ruffoni et al., 6 t'' IEE Workshop,
1. Field of the Invention	 Proceedings volume issue, 2002, pages 157-159, which sug-
The present invention relates to digital electronic circuits 	 gests a comparison between the operating frequency of a ring
and, more particularly, to a method and system for measuring 15 oscillator that includes the path under test, and that of a
on-chip delays for Field Programmable GateArrays (FPGAs) 	 reference ring oscillator that does not. The ring oscillator
for reliability testing. 	 approach suffers from the problem that it does not always
2. Description of Prior Art	 oscillate as expected.
A Field Programmable Gate Array or FPGA is a semicon- 	 United States Patent Application 20030098731 by Taba-
ductor device containing programmable logic components 20 tabaei, Sassan et al. published May 29, 2003 shows a high
that can be programmed to duplicate the functionality of basic 	 resolution time-to-digital converter (TDC) that uses a pair of
logic gates such as AND, OR, XOR, NOT or more complex 	 digital oscillators. The periods of the oscillators differ. The
combinatorial functions such as decoders or simple math 	 oscillators are triggered by START and STOP pulses. A
functions. The FPGA also contains sequential logic in the 	 counter counts a number of pulses until reference points on
form of configurable flip/flops. Many FPGAs also include 25 the signals output by the oscillators coincide. Measurements
memory elements such as RAMS. 	 may be made using a dual resolution method. Intrinsic jitter of
An FPGA typically includes an array of configurable logic	 the TDC can be determined by comparing sets of measure-
blocks (CLBs) surrounded by a ring of programmable input/ 	 ments in which the switch in resolutions is made at different
output blocks (IOBs). The CLBs and IOBs are interconnected 	 points. A range extender circuit may be provided to extend a
by a programmable interconnect structure. The CLBs typi- 30 valid measurement range of the TDC.
cally include several "lookup tables" (LUTs). A LUT is an	 U.S. Pat. No. 6,983,394 to Morrison et al. (Xilinx) issued
addressable memory array that is typically loaded with data 	 Jan. 3, 2006 shows a method and apparatus for clock signal
during the configuration process. For example, some com- 	 performance measurement using a digital delay in conjunc-
mercial CLBs includes eight LUTS and eight flip/flops. Each 	 tion with a processing circuit to continuously measure the
LUT has four data input terminals that address the config- 35 jitter of an input clock signal. Apair of digital delay circuits is
urable memory. By storing predetermined values in the 	 used to continuously measure the skew or delay between a
appropriate memory locations, the LUT can be configured to 	 reference clock signal and a input clock signal, thus providing
provide any function of up to four variables. Indeed, all of the 	 a measurement of the skew of the input clock signal over time.
CLBs, IOBs, and interconnect structure are typically pro- 	 The digital delay circuit(s) are formed on-chip, and thus an
grammed by loading a stream of configuration data (bit- 40 on-chip determination of jitter or skew may be provided.
stream) into internal configuration memory that define how 	 Santos, A CMOS delay locked and sub-nanosecond time-
the CLBs, IOBs, and interconnect structure are configured. 	 to-digital converter chip, IEEE Trans on Nuclear Science, vol.
The collective states of the individual memory determine the 	 43, pp. 1717-1719, June, 1996 discloses a TDC based on the
function of the FPGA. As the size and complexity of FPGAs	 use of a delay chain. In this circuit, the output of the delay
grow, manufactures are becoming more concerned with mea-  45 elements in the delay chain are set HIGH as the START rising
suring the speed and performance of their designs. 	 edge travels through them. A delay locked loop (DLL) is used
FIG. 1 depicts a conventional test configuration 100 for	 to calibrate the delay elements to a known delay. Such a
determining the signal propagation delay of a test circuit 110 	 calibration requires very good matching between all the delay
in a conventional IC 115. A tester 120 includes an output lead	 elements in both the delay chain and the DLL.
125 connected to an input pin 130 of IC 115. Tester 120 also 50	 M. Abramovici and C. Stroud, `GIST-based delay-fault
includes an input line 135 connected to an output pin 140 of	 testing in FPGAs," Journal of Electronic Testing, vol. 19, no.
IC 115. Tester 120 applies an input signal to inputpin 130 and	 5, pp. 549-558, October 2003 discloses a comparison-based
measures how long the signal takes to propagate through test 	 delay test method in which a number of identical paths are
circuit 110 from input pin 130 to output pin 140. The resulting	 constructed in the FPGA under test and every LUT on these
time period is the timing parameter for test circuit 110, the 55 paths is programmed to propagate an input value to its output.
path of interest.	 A fault is detected when the difference between the arrival
The above-noted test procedure is problematic with 	 times at the destinations of the first and last signals exceeds a
FPGAs because many of the signal paths internal to the chip 	 specified threshold.
are not accessible via input and output pins, and therefore 	 Design-Specific Path Delay Testing in Lookup Table-
cannot be measured directly. 	 6o based FPGAs, Premachandran R. Menoh et al., Transactions
Other techniques have been developed to measure signal 	 On Computer-Aided Design Of Integrated Cirtuits And Sys-
propagation delays in FPGAs.	 tems, Vol. XX, No. Y (2005) shows an approach for FPGA
Traditionally, a delay chain of inverters is placed on the	 path delay testing which partitions target paths into subsets
FPGA, with an input port feeding the inverter chain and an	 that are tested in the same test configuration. Each path is
output port driving the output of the chain off-chip. Unfortu-  65 tested for all combinations of signal inversions along the path
nately, this is inaccurate since the input and output delays are	 length. Each configuration consists of a sequence generator,
included.	 response analyzer and circuitry for controlling inversions
US 7,809,521 B1
3
	
4
along tested paths, all of which are formed from FPGA	 main clock and this vastly improves the sampling rate and
resources not currently under test. 	 resulting accuracy. The pulses are sampled and converted to
E. Chmelar, "FPGA interconnect delay fault testing," in 	 an error value using state machines, counters and lookup
IEEE Int. Test Con£, Charlotte, N.C., September 2003, pp.	 tables. The result is displayed on an external multidigit hex
1239-1247 is a similar comparison-based delay approach to 5 display continuously.
the Abramovici article.
M. Tahoori and S. Mitra, "Interconnect delay testing of
	 BRIEF DESCRIPTION OF THE DRAWINGS
designs on programmable logic devices," in IEEE Int. Test
Conf., Charlotte, N.C., October 2004 disclose a method of
	 Other objects, features, and advantages of the present
testing all paths in a combinational network for delay faults in 10 invention will become more apparent from the following
which all paths are simultaneously tested for slow-to-rise 	 detailed description of the preferred embodiments and certain
faults by applying 0->1 transitions at all inputs. Slow-to-fall	 modifications thereof when taken together with the accom-
faults are similarly tested by changing LUT functions to ORs 	 panying drawings in which:
and applying 1->0 transitions at all inputs. 	 FIG. 1 depicts a conventional test configuration for deter-
It would be greatly advantageous to provide an improved 15 mining the signal propagation delay of a test circuit in a
circuit architecture and method for built-in self-test (BIST) of 	 conventional IC.
FPGA propagation delay using available (unused) FPGA 	 FIG. 2 is a block diagram of the circuit architecture of the
resources, that provides an actual and very precise measure-	 present invention including major components and data
ment of the propagation delay through the delay chain-with- 	 paths.
out any input and output delays. 	 20	 FIG. 3 is a timing diagram illustrating the operation of the
pulse width measurement of the present invention.
SUMMARY OF THE INVENTION
	
	
FIG. 4 is a more detailed block diagram of the pulse width
measurement block configured from an unused delay chain
It is a primary object of this invention to provide a built-in 	 on the FPGA.
self-test (BIST) for FPGA propagation delay by configuring 25
unused FPGA resources. 	 DETAILED DESCRIPTION OF THE PREFERRED
It is another object to provide a BIST test architecture 	 EMBODIMENTS
configured from unused FPGA resources, and a method of
testing propagation delays through the FPGA LUTs that 	 The present invention is a BIST test architecture and
eliminates input and output delays. 	 30 method for precise measurement of on-chip delays for
It is a more specific object to provide a built-in self-test 	 FPGAs to be used in reliability studies. The architecture
(BIST) for FPGA propagation delay that embeds a pulse 	 incorporates an on-chip pulse generator and on-chip pulse
generator on the FPGA chip for propagating a pulse train	 measurement circuitry to measure the duration of a generated
through groupings of LUTs, and a pulse width measurement	 pulse through one or more groups of LUTS (the "LUT delay
circuit (likewise on-chip) to measure the pulse width of the 35 chain") also on-chip. The measured pulse width represents
generated pulse through the delay chain, the pulse width
	 the delay through the LUT delay chain under test. Since the
representing the delay through the delay chain without any 	 pulse is generated on-chip there are no significant I/O delays,
I/O delays, so that a determination of the propagation delay	 and the delay measurements canbe made very accurately. The
can be made very accurately. 	 on-chip pulse width measurement circuit uses an additional
It is still another object to provide a BIST architecture and 40 asynchronous clock autonomous from a main clock to greatly
test method as described above that uses an additional asyn-	 improve the sampling rate and resulting accuracy. The on-
chronous clock autonomous from a main clock to increase the	 chip pulse measurement circuitry is configured to measure
accuracy of the measurement of propagation delay. 	 the pulse width of the output pulse, which is then converted to
In accordance with the foregoing objects, the present 	 a hex value using state machines, counters and lookup tables.
invention is a circuit that facilitates precise measurement of 45 The result is displayed on a multidigit hex display continu-
on-chip delays for FPGAs for reliability studies. The circuit 	 ously.
incorporates an on-chip pulse generator, and on-chip pulse 	 FIG. 2 is a block diagram of the circuit architecture includ-
measurement circuitry programmed into a conventional
	 ing major components and data paths. The circuit is prefer-
semiconductor FPGA device to act as a performance monitor	 ably programmed onto a conventional semiconductor FPGA
to measure the duration of a generated pulse through one or 50 device to act as a performance monitor.
more groups of LUTS (the "LUT delay chain") which are also 	 The illustrated circuit includes a main clock implemented
on-chip.	 by an external (off-chip) clock crystal 10 and, in accordance
A multiplexer multiplexes the pulse train Output from the 	 with the invention, an additional asynchronous clock autono-
groupings of LUTs, and a logic gate compares the multiplexer 	 mous from the main clock. The second clock is here imple-
output with the input pulse train (all also on-chip). The pulse 55 mented as an additional external (off-chip) clock crystal 12,
width measurement circuit measures the pulse width of the 	 which is independent and asynchronous relative, to the first.
generated pulse through the delay chain, the pulse width 	 In the illustrated embodiment one clock 10 is set to 100150
representing the delay through the delay chain without any 	 Mhz and the other is 32/33 Mhz. The 100150 Mhz crystal 10
I/O delays, so that a determination of the propagation delay	 is used to test a majority of the FPGA logic, and its clock
can be made very accurately. 	 60 signal is fed into on-chip pulse generator 14.
Given the present architecture the I/O delays are no longer 	 Pulse generator 14 is preferably configured from conven-
significant and the delay measurements can be made very	 tional combinatorial and sequential logic circuits including a
accurately.	 high speed logic Counter/Divider configured from the com-
Moreover, the pulse width measurement circuit uses an	 binational and sequential circuits on the FPGA, which is
additional asynchronous clock autonomous from a main 65 programmed to operate as a pulse generator.
clock to increase the accuracy of the measurement of propa- 	 More specifically, the pulse generator 14 includes a
gation delay. The additional clock is not synchronized to the 	 counter/divider 61 that divides the frequency (here 50 Mhz)
US 7,809,521 B1
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from clock 10 down by a controllable factor that depends on
setup switches on the board. The pulse generator 14 is pro-
grammed to produce two synchronous outputs: 1) a 1 pulse-
per-second clock which is fed into a pulse width measurement
block 16; and 2) a nominal 125 KHz pulse train.
Pulse width measurement block 16 is likewise preferably
configured from combinatorial logic on the FPGA, which is
programmed to measure an output pulse width (to be
described) by sampling at the 1 pulse-per-second clock rate.
The nominal 125 KHz pulse train is fed into a set of LUTs
resident on the existing semiconductor FPGA device for
propagation through the delay chain to be measured. The
LUTs (lookuptables) are the universal logic gates that imple-
ment the combinational logic on the FPGA. They are pro-
grammed to be inverters or buffers depending on the position
of a switch 18 on the FPGA board.
A multiplexer (MUX) 22 following the LUTs allows selec-
tion of the length of the delay chain to be tested. The MUX 22
allows selection of various size delay chains, which verifies
the delay measurements. In the present embodiment the
MUX 22 is programmed (from unused LUTs) as a 6-to-1
multiplexer which selects up to six separate taps on the delay
chain. The LUTs under test are grouped into interconnected
groups of 500 by pre-programming the FPGA input/output
blocks (IOBs). Each multiplexer 22 input (DC1-DC6) is con-
nected to the output of one group of 500 LUTs under test.
Thus, up to six groups of 500 LUTs, or 3000 LUTs total, may
be included in the delay chain to be tested. Of course, this
number may vary depending on the size and number of inputs
of the MUX 22. The selector input S1 comprises a binary bit
value sufficient to control the given number of selector inputs,
and to control six inputs DC1-DC6 a three bit selector input
S1 is required from switch 20. This way, switch 20 determines
whether one, two, three, or up to all six groups of LUTs
(anywhere from 500-3000) are included in the delay chain to
be tested.
A logic AND gate 24 has one inverted input connected as
shown to the output of the MUX 22 and another input con-
nected to the 125 KHz pulse train of pulse generator 14. Thus,
the output of logic gate 24 is a pulse train (shown) with pulses
that are shorter than the 125 KHz pulse train of pulse genera-
tor 14. This is because the ANDing effectively limits the pulse
width of the 125 KHz pulse train to the propagation delay
time through the selected delay chain under test. Conse-
quently, the width of this illustrated shortened pulse equals
the delay through the LUTs. The output of the logic gate 24 is
connected back around into the pulse width measurement
block 16 and thereby feeds the shortened pulse into the pulse
width measurement block 16 for measurement.
FIG. 3 is a timing diagram illustrating the operation of the
pulse width measurement 16 of the present invention. At top
the output pulse from AND gate 24 appears and this is a 125
KHz pulse train with pulse width equal to the delay through
the delay chain. The 32/33 Mhz clock 12 appears at center. As
shown at bottom, the top output pulse from AND gate 24 is
sampled by the 32/33 Mhz clock 12 for a fixed period of, for
example, one second. This is done by the pulse width mea-
surement block 16. The pulse width measurement block 16
then counts the sampled pulse train to determine the pulse
width, and this is output to a hexadecimal display 28 (driven
by a display driver 26). The visual readout from the display 28
is thereby updated continuously to display the propagation
delay through the delay chain.
FIG. 4 is a more detailed block diagram of the pulse width
measurement block 16, which again is preferably configured
from combinatorial and sequential logic on the FPGA pro-
grammed to measure the output pulse width by sampling at
6
the 1 pulse-per-second clock rate. The pulse generator 14 is
also shown to the extent that the 1 pps clock from counter/
divider 61 is used. The pulse width measurement block 16 is
essentially another counter circuit comprising two synchro-
5 nization circuits 62, 64, a 32-bit counter 66 that counts the
sampled pulse train, and a 32-bit register to hold the count.
More specifically, the 1 pps clock from counter/divider 61 is
input to a 1 pps/32 Mbz synchronization circuit 62, which
synchronizes the 1 pps clock with the 32/33 Mhz clock 12
io (see FIG. 2). The 1 pps/32 Mhz synchronization circuit 62 is
in turn connected to the clear input of a 32-bit counter 66. The
sampled pulse train from FIG. 3 (bottom) is likewise input to
a 1 pps/32 Mhz synchronization circuit 64, which is in turn
connected to the enable input of the 32-bit counter 66.
15 In order to give correct counter values, the counter 66
cannot have any asynchronous inputs. The two synchroniza-
tion circuits 62, 64 serve to re-synchronize the inputs to the
counter 66 to avoid this problem. There are a variety of
existing circuits that will suffice for the two synchronization
20 circuits 62, 64, including a two stage synchronizer.
The counter 66 count value is fed to a 32-bit shift register
68 which records the number of times the pulse is `high'
during the 1-second sampling interval. At the end of the 1
second time interval the value of the counter 66 is transferred
25 to shift register 68, and the counter 66 is cleared.
It is noteworthy that the above-described circuit uses an
additional asynchronous clock 12 autonomous from the main
clock 10 and which operates autonomous therefrom. An indi-
vidual pulse could only measured to an accuracy of 30 ns, but
30 with two clocks there are 125000 pulses measured with dif-
ferent sampling points every time. The resulting accuracy is
better than 0.25 ps. The key to the accuracy here is the use of
the additional asynchronous clock. An additional sampling
accuracy of the 1 pps second clock reduces the measurement
35 accuracy to 30 ns, but this is averaged over 125K pulses, so it
contributes only an additional 0.25 ps of error per pulse, and
so the resulting accuracy is better than 0.25 ps.
Referring back to FIG. 2, the output from the 32-bit shift
register 68 may be converted to a hex value using state
4o machines, lookup tables, etc. The final two blocks in FIG. 2
take the value in the shift register 68 of FIG. 4 and convert it
to a form which can be displayed. A display driver 26 is
connected to a multidigit hex display 28 to continuously
display the value.
45 For verification, the pulse generated in the internal logic
through the delay chain may also be output off chip for
corroboration of the pulse width on an external oscilloscope.
It should now be apparent that the above-described archi-
50 tecture and method provide a built-in self-test (BIST) for
FPGA delay propagation using available (unused) FPGA
resources, that eliminates input and output delays and pro-
vides far greater accuracy.
Having now fully set forth the preferred embodiment and
55 certain modifications of the concept underlying the present
invention, various other embodiments as well as certain varia-
tions and modifications of the embodiments herein shown
and described will obviously occur to those skilled in the art
upon becoming familiar with said underlying concept. It is to
60 be understood, therefore, that the invention may be practiced
otherwise than as specifically set forth in the appended
claims.
What is claimed is:
65 1. A circuit architecture for built-in self-test (BIST) of
propagation delay along a delay chain of an FPGA chip,
comprising:
US 7,809,521 B1
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a pulse generator embedded on said FPGA chip and con-
figured to generate an output pulse train at a first fre-
quency, said output pulse train being input to the delay
chain of the FPGA chip;
a logic gate connected to an output of said delay chain and
to said pulse generator for modulating a pulse width of
said output pulse train to equal a propagation delay of
said output pulse train through said delay chain; and,
a pulse width measurement circuit embedded on said
FPGA chip and configured to measure the modulated
pulse width from said logic gate.
2. The circuit architecture according to claim 1, wherein
said pulse width measurement circuit comprises two indepen-
dent asynchronous clocks.
3. The circuit architecture according to claim 1, wherein a
length of the delay chain of the FPGA chip is user-selectable.
4. The circuit architecture according to claim 3, further
comprising a multiplexer for allowing user-selection of a
length of the delay chain of the FPGA chip.
5. The circuit architecture according to claim 1, wherein
said pulse width measurement circuit further comprises a
counter and shift register.
6.A method for a built-in self-test (BIST) of FPGA propa-
gation delay, comprising the steps of:
embedding a pulse generator on an FPGA chip having a
delay chain;
embedding a pulse width measurement circuit on said
FPGA chip;
generating a test pulse train with said pulse generator at a
first frequency and inputting said test pulse train to a
delay chain under test on the FPGA chip;
performing a logical operation on a pulse train output from
said delay chain under test and said test pulse train to
provide a pulse width modulated train with pulse width
equal to a propagation delay of said test pulse train
through said delay chain under test;
measuring a modulated pulse width at said pulse width
measurement circuit.
8
7. The method according to claim 6, further comprising the
step of providing a digital display of said measured pulse
width using an on-chip display driver.
8. A method for built-in self-test (BIST) of FPGA delay
5 chain faults, comprising the steps of:
incorporating an on-chip pulse generator and on-chip pulse
width measurement circuit on an FPGA chip having a
look up table (LUT) delay chain to be tested;
generating a pulse at said pulse generator and inputting
10	 said pulse to said LUT delay chain;
measuring a duration of said generated pulse through said
LUT delay chain using said on-chip pulse measurement
circuit;
determining a delay through the LUT delay chain under
15	 test from said measured duration.
9. The method according to claim 8, wherein said input
puke is generated on-chip.
10. The method according to claim 9, wherein said step of
incorporating an on-chip pulse width measurement circuit
20 comprises incorporating an on-chip pulse width measure-
ment circuit having two independent asynchronous clocks.
11. The method according to claim 8, wherein said step of
determining a delay through the LUT delay chain comprises
converting the pulse width of an output pulse to a hex value
25 and displaying the hex value on a display.
12. A circuit for built-in self-test (BIST) of propagation
delay along a delay chain of an FPGA chip, comprising:
a pulse generator embedded on said FPGA chip;
a logic gate connected to an output of said delay chain and
30	 to said pulse generator; and
a pulse width measurement circuit embedded on said
FPGA chip further comprising two independent asyn-
chronous clocks.
13. The circuit according to claim 12, further comprising a
35 multiplexer for allowing user-selection of a length of the
delay chain to be tested.
14. The circuit according to claim 12, wherein said pulse
width measurement circuit further comprises a counter and
shift register.
